At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
FPGA Design/Prototyping :
Experience in FPGA Design, Vivado Flows, Timing closure, Verilog coding
RTL integration and Simulation
Resolve the Synthesis and Timing issues.
Creating Test cases to stress the design.
System Validation PCIeUSBEthernet :
Controller and SERDES Architecture understanding
Fundamentals of PCIeUSBEthernet System enumeration
Write test codes and scripts to speed up the tests.
Lead the root cause, analysis and create the test report.
Application Board Design :
Build application boards for SERDES to interface with FPGA platforms.
Coding skills preferably C,C++ and Python.
Experience: 4-8 Years
We’re doing work that matters. Help us solve what others can’t.
Job Description Job Position: Digital Marketing ExecutiveJob Type: Full-time (On-site)Experience Required: 2 to 5 yearsLocation: Bestech Business Towers, Sector-66, MohaliJob...
Apply For This JobJob Description JOB DESCRIBTION: SOCIAL MEDIA RESPONSIBILITIES: * Any Degree* Should know Tamil and Englishfluently without any spell errors (both...
Apply For This JobThe NAND memory has driven the digital storage revolution, dramatically transforming the way we live and work. The team is...
Apply For This Jobbr{display:none;}.css-58vpdc ul > li{margin-left:0;}.css-58vpdc li{padding:0;}]]> Sap, GST, Income tax return file, Bill entry, Data entry, Payable & Receivable, Audit. Job...
Apply For This Jobbr{display:none;}.css-58vpdc ul > li{margin-left:0;}.css-58vpdc li{padding:0;}]]> 55ip, a fully owned subsidiary of J.P Morgan Chase, is looking for an experienced quality...
Apply For This JobWhat To Expect J.P. Morgan provides Depository Services to 13 locations in EMEA whereby we undertake a number of monitoring...
Apply For This Job