Intel Hiring for Power Integrity Engineer at Bengaluru, Karnataka, India Full Time

Job Description

Are you passionate about computer graphics and disrupting the industry with your innovations? Working with leading engineers on Intel’s latest GPU/CPU architecture? Do you love collaborating with diverse teams, customers, and design partners to help achieve Best-In-Class visual experiences that enable users to immerse themselves in a new visual future? If you answered yes to any of these questions, then our IAGS organization has opportunities for you. In IAGS we deliver Intel’s integrated and discrete GPUs, which include 3D graphics, multimedia/video, 4K+ display, and parallel computing technologies. Our Platform Architecture and Engineering (PAE) team drives the platform solutions for Intel’s entry into market segments served by high performance discrete graphics processors and hardware.The Discrete Graphics Platform Architecture and Engineering (PAE) team is hiring multiple roles with diverse expertise in our Bangalore office. As a member of this team we are looking for expertise in the area of Power Integrity.In this position you will be responsible for providing package and platform power integrity solution for Intel graphics products, including voltage rail merging and isolation scheme, stack up and decoupling cap type and to provide design constraints for and guide implementation of component packages and boards to meet design targets. You will involve in design processes, techniques including electrical model extraction, development and simulation from Direct Current (DC) to high frequency component on full system power delivery network. End goal is to deliver optimized platform electrical solution within the boundary condition followed by design validation and correlation for continuous methodology enhancement.Your responsibilities will include but not be limited to:? Performs comprehensive simulations and validations to generate Intel design guidelines to guide system level power integrity design including, but not limit to, silicon, package, socket, boards and voltage regulators. ? Performs AC and transient simulation to provide impedance profile of the whole power delivery path, from the VR to the motherboard, the package and the die. ? Provides inputs to design team on capacitor numbers & values and power plane shape & width? Correlating simulations with system measurements? Provides DC and resistance simulation to provide Rpath from the VR to the package pins, voltage drop, current density and power loss analysis? Performs transfer impedance simulations to provide plane split and isolation guidance between interfaces on board package area.
Qualifications
? Candidate must possess a bachelor’s degree or higher in Electrical or Electronic Engineering or Ph.D. in a power integrity engineering related area.
? Minimum 8 years of experience in power integrity design
? Solid understanding of theory on power integrity as well as having applied it to actual designs in the industry or in the academy
? Power Integrity simulation software use such as Sigrity PowerSI, PowerDC, HSpice and Matlab
? Knowledge on package/board routing CAD tools such as Cadence Allegro and Mentor Graphics
? Hands-on experience with lab equipment for correlation
? Working knowledge of board design, basic silicon design flow & package
? Ability to clearly communicate routing rules to layout designers and work with them for successful project release
? Ability to communicate effectively across multiple disciplines (SoC, package, board, etc)
? Great team player, willing to learn and flexible
? Good verbal and written communication skills are required Inside this Business Group
Intel Architecture, Graphics, and Software (IAGS) brings Intel’s technical strategy to life. We have embraced the new reality of competing at a product and solution level—not just a transistor one. We take pride in reshaping the status quo and thinking exponentially to achieve what’s never been done before. We’ve also built a culture of continuous learning and persistent leadership that provides opportunities to practice until perfection and filter ambitious ideas into execution.
Legal Disclaimer: Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status. It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.