Minimum qualifications:
Bachelor’s degree in Electrical Engineering or Computer Science or equivalent practical experience.
8 years of experience verifying digital logic at RTL using System Verilog for FPGAs and ASICs.
Experience verifying digital IP and subsystems.
Preferred qualifications:
Master’s degree or PhD in Electrical Engineering or Computer Science, or a related field.
6 years of experience in Electrical Engineering or Computer Science.
Experience creating/using verification components and environments in methodology (VMM, OVM, UVM).
Experience with image processing, computer vision, or machine learning applications.
Experience prototyping and debugging systems on Field Programmable Gate Array (FPGA) platforms.
Experience with performance verification of Application Specific Integrated Circuit (ASIC) components.
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google’s direct-to-consumer products. You’ll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google’s mission is to organize the world’s information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people’s lives better through technology.
Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.
Create and enhance constrained random verification environments using SystemVerilog and UVM, or formally verify designs with Stored Value Account (SVA) and industry leading formal tools.
Identify and write all types of coverage measures for stimulus and corner cases.
Debug tests with design engineers to deliver correct design blocks.
Close coverage measures to identify verification holes and to show progress towards tape out.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also https://careers.google.com/eeo/ and https://careers.google.com/jobs/dist/legal/OFCCPEEOPost.pdf If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form: https://goo.gl/forms/aBt6Pu71i1kzpLHe2.
Full Job Description Overview of Citi: Citi, the world leading global bank, has approximately 200 million customer accounts and a...
Apply For This JobJob Description Summary:The Office 365 and SharePoint Administrator will be a new addition to an existing team of Professionals that...
Apply For This JobCompany Description In India, Bosch is a leading supplier of technology and services in the areas of Mobility Solutions, Industrial...
Apply For This Job36865BR Title: CAN Protocol Engineer – Automotive Job Description: Roles & Responsibilities: CAN Protocol Engineer is responsible for the Design,...
Apply For This JobContact: HR ( Manager) No. 8130869172 Job Location: In Your State Post : Store Keeper Salary : 22k 45 per...
Apply For This JobTitle: Member of Technical Staff – Memory IP Design About GlobalFoundries GlobalFoundries is a leading full-service semiconductor foundry providing a...
Apply For This Job
“`
Search qualified candidates by skills, location, experience, education, and more.
“`